home
***
CD-ROM
|
disk
|
FTP
|
other
***
search
/
Developer Source 18
/
Developer Source Volume 18 (I-MODE Publications, Inc.)(2000).iso
/
sdevl
/
941
/
amblf103.gif
< prev
next >
Tile
Graphics Interchange Format
|
1999-09-30
|
39.8 KB
|
653x372
|
4-bit (16 colors)
ocr:
Figure 3. The Rational Unified Process (RUP)1 Life Cycle <<trace>? <<trace>> <<trace>> Requirements Design Implementation Test Hodel Model <<trace>> Model *s<Uace>> l Model 4 <<race>> - iter. #1 iter.1 iter #1 iter.# <<trace>> <strace>> <<trace>> <<trace>> s<trace>> <<trace>> <<trace>> Requirements Design Implementation Test Model Model + - s<trace> Nodel + <<trace>> Modal *<<trace>> à - iter.#2 iter. #2 iter. E2 iter. #2 <<trace>> <<trace>> <<trace>> <trace> - a - <<traces <<trace>> <<trace>> iter. Model Requirements #3 <ctrate>>- iter. Desizn Model #3 * <<trace>>* iter. Model mplementation # ...